Claude Skill
249
Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
Python Apache-2.0 Updated 3d ago
eriemon
0
0